A Programmable Si-Photonic Node for SDN-enabled Bloom Filter Forwarding in Disaggregated Data Centers

M. Moralis-Pegios\textsuperscript{a}, N. Terzenidis\textsuperscript{a}, C. Vagionas\textsuperscript{a}, S. Pitris\textsuperscript{a}, E. Chatzianagnostou\textsuperscript{a}, A. Brimont\textsuperscript{b}, A. Zanzi\textsuperscript{b}, P. Sanchis\textsuperscript{b}, J. Marti\textsuperscript{b}, J. Kraft\textsuperscript{c}, K. Rochracher\textsuperscript{c}, S. Dorresteind\textsuperscript{d}, M. Bogdan\textsuperscript{e}, T. Tekine\textsuperscript{f}, D. Syrivelis\textsuperscript{f}, L. Tassiulas\textsuperscript{g}, A. Miliou\textsuperscript{a}, N. Pleros\textsuperscript{a}, K. Vyrsokinos\textsuperscript{h}

\textsuperscript{a}School of Informatics, Aristotle University of Thessaloniki, 54624, Greece, 
\textsuperscript{b}Nanophotonics Technology Center, UPVLC, Camino de Vera s/n, 46022, Valencia, Spain 
\textsuperscript{c}Austriamicrosystems AG, Unterpremstätten, Austria 
\textsuperscript{d}TE Connectivity, Rietveldenweg 32, 5222AR, s’-Hertogenbosch, Netherlands 
\textsuperscript{e}Fraunhofer Institute for Reliability and Microintegration, Gustav-Meyer-Allee 25, Germany 
\textsuperscript{f}Department of Electrical and Computer Engineering, University of Thessaly, Volos, Greece 
\textsuperscript{g}School of Engineering and Applied Science, Yale University, USA 
\textsuperscript{h}School of Physics, Aristotle University of Thessaloniki, 54624, Greece 

\textsuperscript{a}mmoralis@csd.auth.gr

ABSTRACT

Programmable switching nodes supporting Software-Defined Networking (SDN) over optical interconnecting technologies arise as a key enabling technology for future disaggregated Data Center (DC) environments. The SDN-enabling roadmap of intra-DC optical solutions is already a reality for rack-to-rack interconnects, with recent research reporting on interesting applications of programmable silicon photonic switching fabrics addressing board-to-board and even on-board applications. In this perspective, simplified information addressing schemes like Bloom filter (BF)-based labels emerge as a highly promising solution for ensuring rapid switch reconfiguration, following quickly the changes enforced in network size, network topology or even in content location. The benefits of BF-based forwarding have been so far successfully demonstrated in the Information-Centric Network (ICN) paradigm, while theoretical studies have also revealed the energy consumption and speed advantages when applied in DCs. In this paper we present for the first time a programmable 4x4 Silicon Photonic switch that supports SDN through the use of BF-labeled router ports. Our scheme significantly simplifies packet forwarding as it negates the need for large forwarding tables, allowing for its remote control through modifications in the assigned BF labels. We demonstrate 1x4 switch operation controlling the Si-Pho switch by a Stratix V FPGA module, which is responsible for processing the packet ID and correlating its destination with the appropriate BF-labeled outgoing port. DAC- and amplifier-less control of the carrier-injection Si-Pho switches is demonstrated, revealing successful switching of 10Gb/s data packets with BF-based forwarding information changes taking place at a time-scale that equals the duration of four consecutive packets.

Keywords: Bloom Filter, Silicon Photonic Switch Fabric, FPGA, Information Centric Network, Disaggregated Data Centers

1. INTRODUCTION

Disaggregation of resources is currently being promoted as a cost- and energy-efficient paradigm in DCs for supporting their continuously increasing size and performance requirements. Treating, however, computing, memory and storage as a pool of remotely located resources brings some new challenges to the DC networking equipment that has to ensure programmability and reconfigurability in the fastest possible way \textsuperscript{1}. Disaggregation imposes also additional requirements in the routing of the data as new Virtual Machines (VMs) are established and existing VMs are migrating continuously in the DC network, irrespective of their physical location. In this respect, SDN over optical interconnect technologies arises as a key enabling technology for future DCs towards flexible network topologies that can handle the growing demand for bandwidth as well as the continuously changing DC topology and size \textsuperscript{2,3}. 
The realization of VMs is an efficient way to keep stable the number of servers in DCs constant with their number exploding now to millions in mega DCs. The drawback of this new trend is that the size of the lookup tables in the routers is exploding as well with direct effect in their power consumption and requirement for enhanced memory speed. One of the promising solutions proposed so far to alleviate this problem is on the use of Bloom filter labeling schemes. These are comprised of probabilistic data structures that can provably offer memory, power and speed advantages over traditional lookup tables in modern DCs. Bloom filter-based addressing has been favored in Information-Centric Networking as an efficient structure for denoting destination by means of the file content and not of the device. Recently also the scheme has been adapted also towards yielding significant benefits in flexible DC networking.

The programmable control plane of the switch requires, however, also an underlying interconnect infrastructure that can offer Tb/s-scale bandwidth at improved power- and cost-efficient envelopes compared to current electronics throughout the whole hierarchical chain of the DC network. As optics are moving deeper into the DC hierarchy to board-to-board and even on-board environments, the use of Si-photonics switch technology is gaining momentum as the preferable solution due to their compatibility with the CMOS fabrication processes. In this context, various Si-based 2x2 switching elements have been demonstrated employing Mach Zehnder Interferometers, micro-ring resonators, micro-electromechanical systems, and ring-assisted MZIs.

Even though the latest research in Si photonics switch fabrics demonstrates promising results in terms of port count, insertion loss, speed and power consumption, their credentials at system-level flexibility and programmability have only recently started to be investigated. Recent works on photonic hardware-software co-development have been demonstrated focusing on optical memories, or optical switching. Programmability has been shown in Si-based switching matrices offering reconfigurability to one out of the several MZIs included in the matrix, the main target being the power distribution for multicasting purposes.

In this paper, we demonstrate a programmable Si photonic node performing BF-based forwarding and being formed by a Si-based 4x4 electro-optic carrier injection SM directly controlled by an amplifier-less and DAC-less FPGA board. The FPGA provides the BF labels assigned to the SM’s port for the rapid reconfiguration of the DC network following updates in the DC as devices can be added, removed or simply change physical location without necessitating the update of large lookup tables. The header of the packets injected into the SM are processed in order to check if they are members of the BF label set and if the result is positive, the FPGA generates the corresponding control signals driving the right 2x2 switching elements. The proposed work demonstrates the highest number of FPGA-controlled MZI elements among the state-of-the-art programmable Si-photonic switches, reporting on three out of the six MZIs as FPGA-controllable elements. The control signals are revised simultaneously with the change of the lookup table that takes into account the updated BFs, emulating a change in the network topology. The proposed BF labeling of the switch’s ports is demonstrated in a 1x4 scenario with packets at 10Gb/s line rate successfully routed to the desired output port.

2. CONCEPT

Modern DCs may have thousands or even millions of end-host MAC addresses assigned to active Virtual Machines, creating a constant need to maintain and update constantly large lookup tables. Moreover, the rapid increase of link speeds, requires even-faster and hence, more expensive and more power “hungry” memory for the forwarding tables. These tight requirements mandate that new methods should be developed for the representation of the forwarding tables in each node, such as Bloom Filters.

A BF is a hash-based method for representing a set of elements to support membership queries. They were invented by Bloom and, among other network applications, have been proposed as an efficient way of labelling packets or destinations, simplifying header processing to a few basic logic operations and avoiding the use of complex look-up functions. Their employment has been mainly promoted so far in Information-Centric networking schemes, where files and data, instead of devices, are designated with certain destination addresses. In DC network environments, BF-based forwarding has been already shown to significantly reduce the memory size and cost requirements and to improve packet forwarding performance, yielding scalable infrastructures where devices can be added, removed or simply change physical location without necessitating the update of large look-up tables.

The BF labels are created by allocating to a vector $v$ of $m$ bits, initially set to 0, and then choose $k$ independent hash functions each with range $\{1,\ldots,m\}$. For each element that we want to group the bits at positions $h_1(a),\ldots,h_k(a)$ in $v$
are set to 1. To query, if an element \( b \) is a member of this BF we check the bits at positions \( h_1(b), \ldots, h_k(b) \). If any of them is 0 then \( b \) is certainly not a member of the group. Otherwise, we can conjecture that \( b \) belongs to this group, even though there is a possibility that this is a wrong assumption, called a “false positive”. For \( n \) numbers of elements, the probability of this false positive occurring show good congruence with the approximation of

\[
P = (1 - \left(1 - \frac{1}{m}\right)^i)
\]

In this respect choosing \( k \) and \( m \) according to network requirements can modify the probability of false positive.

**Figure 1.** Schematic illustration of the concept (a) Data#B residing at Resource Pool#1 and (b) with Data#B having migrated to Resource Pool#1 and Data#F having been added into Resource Pool#1.

The proposed BF labelling concept for DCs is schematically illustrated in Figure 1 where data content, and not physical location, is associated with a designation address following the Information-Centric networking paradigm. Figure 1 (a) shows a switch with 4 output ports, where every port connects to a physical resource pool, which can encompass computing, memory and/or storage modules usually termed as bricks, in the DC environment. Data sections including specific content are labelled with an ID irrespective of their physical location. The length of the ID, and as a consequence the length of the resulting bloom filter, is chosen so that the possibility of false positives approaches effectively 0. The switch port connecting to the set of data residing on the same physical resource pool (i.e. a tray) is addressed by a BF stemming from a bit-wise OR operation between the IDs of the data sections. For example, BF-1 originating from the OR operation between the IDs of Data-A and Data-C of the Resource Pool#1 becomes the address of switch port#1. Whenever an incoming packet destined for a certain Data segment enters the switch, the packet header carrying the destination address ID is logically ANDed with the four BFs corresponding to the four switch outputs. In case the result of this AND operation is identical to the packet header, it means that the packet header is most probably a member of the BF and the packet is forwarded to the respective switch port. Figure 1 (a) depicts the case where the incoming packet wants to access the Data-B segment, showing also that the subsequent VM reconfiguration will require the movement of Data-B from Resource pool#1 to Resource pool#4 as well as the entry of a new Data Set (Data-F) into an empty segment of the Resource Pool#1. Once the VM reconfiguration is completed, the new BFs corresponding to the switch ports are calculated and are fed to the switch as its new forwarding table information so that the incoming packets can continue to be directed to the desired data segment. Figure 1(b) depicts the example of a new packet entering the switch and destined again for Data-B. Its ID is now being processed and is found to be a member of the new BF corresponding to switch port#4. So, it becomes again successfully switched to Data-B that are now located at Resource Pool#4. This approach is in principle compatible with the virtual addresses assigned to memory pages in current computing schemes, where pages can be distributed among several memory modules.

### 3. EXPERIMENTAL SETUP AND RESULTS

The 4x4 Si-Photonic switch used for the experimental demonstration was fabricated at AustriaMicroSystems AG foundry using standard CMOS processes in 200mm wafers with 220nm x 400nm Si waveguides on top of 2um SiO₂. The slab height is 150nm. The switch is composed from six MZI switches arranged in a Benes architecture, as illustrated in Figure 2 (a), providing non-blocking operation during packet forwarding. The chip is mounted on a high speed Printed Circuit Board (PCB) that fans out the pads from the phase shifters to SMA connectors placed at the edge of the PCB.
Figure 2 (b) depicts a photo of the packaged device. Two electrical phase shifters (PS) are employed per interferometer, accounting for twelve in total.

Figure 2. (a) The 4x4 Benes switch architecture depicting in bold the switches that were used in the 1x4 programmable node demonstration, (b) Packaged SiP chip (c) Experimental setup used for experimental validation of the proposed network scenario.

The concept described in detail in Section 2 was verified with the experimental setup illustrated in Figure 2 (c). A CW laser beam at 1547.76 nm was modulated via a LiNbO₃ modulator driven by a PPG so as to produce 200-bitlong optical packets encoded with 2^7-1 NRZ data pattern at 10 Gb/s. The successive packets were placed apart with a guard band of 7.3 nsec in order to avoid imperfect switching during the switch ON/OFF times. The packet stream was subsequently amplified and was inserted to the switch via its input port#3. After exiting the switch, the optical packets were again amplified and filtered out with a 0.8 nm bandpass filter prior being recorded at a digital sampling oscilloscope and evaluated with a BER tester. The switch chip was controlled by a Stratix V FPGA (Field Programmable Gate Array) board that provides control signals with a peak-to-peak voltage of ~1.1 V. The six MZIs were biased at the optimum operating point with an array of power supplies. The mixing of the RF and DC electrical signals was performed with six Bias -T that were connected to the SMA connectors leading to the upper phase shifter of each MZI. In the electrical signal path there were 1dB losses from the Bias -T and an additional 1dB from the RF cables and the connectors. After losses the electrical pulsed signal applied to the phase shifters had a peak power of ~0.9V that was marginal adequate for pi phase shift. The DC bias was set for all MZIs at the operating point where the highest possible extinction ratio between the two output ports was observed.

In the demonstrated scenario MZI #4, #5 and #6 out of the six were controlled by respective FPGA outputs, while MZI#2 was DC biased to perform at its OFF state. The headers of the packets are assumed to be also in the same line rate of 10Gb/s and to arrive at the FPGA over a dedicated and independent electrical control channel. However, the concept is fully compatible with transmission schemes of optical header information, either when using dedicated optical address/control channels or when carrying the optical header at the front-end of the optical packet payload, provided of course that optoelectronic conversion takes place prior launching the header in the FPGA. Rows 6, 7 and 8 illustrate the respective control signals produced by the FPGA for driving MZIs 4-6 (CTR_MZI4, CTR_MZI5, CTR_MZI6) after processing the packet header information and the port ID. During Phase #1, each of the four packets is routed to a different output port based on its header information and the respective Port ID. At the end of Phase #1, the four BFs corresponding to the respective port IDs get a new label, resembling the case of a change in the network
topology and the new location of data blocks. This results into a different routing path for each packet even though every packet retains its header during both Phases. For example, the packet with header ‘11001001’ is routed to Output port 1 during Phase 1 and to Output Port 2 during Phase 2. Figure 4 indicates proper routing functionality and switch re-configurability for all packets during both Phases. The ON/OFF suppression ratio between packets at the output of the SM was measured to be 7 dB, mainly owing to the sub-optimal switching obtained at MZI#6.

BER measurements were performed additionally for the evaluation of the signal quality through the switch matrix in packet forward mode with the BF concept. The 10 Gb/s packets were inserted in port 3 of the SM and routed to all output ports. The BER measurements illustrated in Figure 5 revealed an error floor at 10^-4, which mainly stems from the limitations on the maximum current drawing enforced by the Pseudo Current Mode Logic (PCML) interface of the FPGA output transmitter channels. The PCML interface constrained the current to values lower than 10mA, which translates to 9mW of maximum electrical power applied to each MZI. This power ensures optimal switching only for MZI#5, according to Table 1, while all other switches required higher power levels for altering their state. However, the on-chip integration of thermal heaters for biasing the MZIs would reduce these requirements and could eventually render the 9mA current value sufficient for a complete pi phase shift and as such for improved BER performance.
4. CONCLUSION

We have experimentally demonstrated a programmable Si photonic node formed by the direct control of a Si based 4x4 electro-optic switching matrix from a high speed FPGA board. The FPGA is performing the BF checking of the incoming packets headers and provides the corresponding electrical control signals required to drive the right 2x2 switching elements in the SM. For the first time, the FPGA board controls three out of the six MZIs in the 4x4 SM directly for successful routing of 10 Gb/s packets to the desired output port in a 1x4 packet forwarding. This work can be in principle extended in 32x32 or even higher radix Si photonic matrixes for disaggregated DC networks of larger dimensions, where BF based forwarding is expected to provide even higher performance benefits.

5. ACKNOWLEDGMENTS

This work has been supported in part by the European Commission through FP7-ICT PHOXTROT (contract no. 318240).

6. REFERENCES


